MICROPROCESSORS AND MICROSYSTEMS

Index to Volume 18 (1994)

No 1 pp 1–64
No 2 pp 65–120
No 3 pp 121–184
No 4 pp 185–240
No 5 pp 241–304
No 6 pp 305–368
No 7 pp 369–424
No 8 pp 425–496
No 9 pp 497–568
No 10 pp 569–632

Article index

Number 1

Training fully recurrent neural networks on a ring transputer array
G. Kechriotis and E. S. Manolakos 5

Use of a single chip fixed-point DSP for multiple speech channel vocoders
N. Tsakalos and E. Zigouris 12

A counter-based Hough transform system
T. Hanif and M. B. Sandler 19

A technique for the implementation of low frequency digital filters with simple FAD-based hardware
P. A. Witting 27

A DSP-based acoustic feedback canceller for public address systems
M. H. Er, T. H. Ooi, L. S. Li and C. J. Liew 39

Live insertion considerations for Philips TTL bus-interface logic devices
Y. I. S. Shin 48

Number 2

The BSP400: a modular neurocomputer
J. N. H. Heemskerk, J. Hoekstra, J. M. J. Murre, L. H. J. G. Kemna and P. T. W. Hudson 67

A multiprocessor system for visual communications using distributed transputer arrays
W.-J. Duh, J. L. Wu and J.-H. Huang 79

Optimization of a control algorithm using a simulation package
A. S. White and G. Kelly 89

Displaying digital images in a distributed processing environment
I. Spence 95

Multichannel real-time data acquisition system using dual ported FIFO buffers
K. V. M. Deva Raju, S. V. Subba Rao, K. V. Srinivasan and K. Visvanathan 101

16-bit DSP servo control with the MC68HC16Z1
D. Wilson 109

Number 3

A case study in specifying and testing architectural features
P. Krishnan 123

A performance comparison of several superscalar processor models with a VLIW processor
J. Lenell and N. Bagherzadeh 131

Transputer-based fault-tolerant and fail-safe node for dual ring distributed railway signalling systems
K. V. Kumar and V. Chandra 141

Investigating the effects of induced faults in transputer systems
A. M. Mukherjee and A. M. Tyrrell 151

Designing systems with objects, processes and modules
B. R. Kirk 165

3 V systems spur evolution of the RS-232 standard
T. Fleming 173

Number 4

Reverse scheduling – an effective method for scheduling tasks of parallel programs employing a divide-and-conquer strategy onto multiprocessors
A Sreenivas, K. N. Balasubramanya Murthy and C. Siva Ram Murthy 187

RSM – a restricted shared memory architecture for high speed inter-processor communication
G. N. Khan, K. Mahmud, M. S. Iqbal and H. U. Rashid 193

Interfacing high-level and assembly language with microcodes in 3-D image generation
A. A. Wardak, G. A. King and R. Backhouse 205

Real-time transputer simulation of the human peripheral hearing system
C. Swan, D. M. Howard and A. M. Tyrrell 215

Distributed event-driven simulation of a novel dynamic dataflow multiprocessor system – PATTSY
V. Lakshmi Narasimhan and A. C. Lewty 223

Pentium processor thermal design guidelines
D. R. McCutchan and J. W. Reilly 231

Number 5

Electronic design of a solar correlation tracker based on a video motion estimation processor
E. Ballesteros, F. Lorenzo, T. Viera, M. Reyes and J. A. Bonet 243

A four-channel communications arbiter for multiprocessor arrays
V. Lakshmi Narasimhan, K. Wood and T. Downs 253

Design of an MS-DOS PC program profiler
K. V. Subramaniam and M. J. Thazhuthaveetil 261

Printing grey scale images on a fax machine
P. Zemick and E. L. Dagless 271

SYNC_WAVE: a high accuracy and low overhead algorithm for clock synchronization in transputer networks
G. de Pietro and U. Villano 281

Microprocessor supervisory circuits 291

Number 6

An adaptive switching architecture for multiprocessor networks
N. Sriskanthan, A. Das, P. Loh and A. H. Leong 307

Performance of the IMS A100 digital signal processor for real-time deconvolution
T. Sánchez, J. J. Anaya and C. Fritsch 315

0141-9331/94/10/0627–05 © 1994 Butterworth-Heinemann Ltd

Design of a robot control system architecture
N. Chen and G. A. Parker 323
Artificial neural networks on a reconfigurable, fault-tolerant, multi-processor system
S. Cavalieri, A. Di Stefano and O. Mirabella 331
A modified discrete Fourier-cosine transform algorithm and its VLSI implementation
P. Tzionas, Ph. Tsalides and A. Thanailakis 343
Considerations for selecting a DSP processor (ADSP-2101 vs. TMS320C50)
R. Fine and G. McGuire 351

Number 7

A new fault-tolerant multi-transputer configuration for avionics two-lane systems
T. Torii and M. S. Chelian 371
An intelligent distributed system for real-time control of cone crushers
M. Moshgbar and R. M. Parkin 337
Making formal specifications accessible through the use of animation prototyping
J. E. Cooling and T. S. Hughes 385
Finding small feedback vertex sets for VLSI circuits
A. V. Hudli and R. V. Hudli 393
Comparison of the performance of a fuzzy controller with a PID controller for a heating process
Y. K. Wong and A. B. Rad 401
Fuzzy logic and the Neuron Chip 409

Number 8

Special section: Logic Synthesis

Multi-level logic synthesis based on decomposition
T. Luba 429
MASCOT: Microarchitecture synthesis of control paths
A. J. W. M. ten Berg 439
Parallel controller synthesis for programmable logic devices
J. Pardey, A. Amroun, M. Bolton and M. Adamski 451
Translation of VHDL for logic synthesis
M. S. Abrahams and A. Rushton 459
ARTUS – an open framework for logic synthesis
O. von Steuber and H. M. Lipp 469

Research

An encoding telemeter for climatic temperature monitoring using a single chip microcontroller
S. J. McIlroy and N. E. Evans 473
Systolic array implementation of artificial neural networks
K. Vijayan Asari and C. Eswaran 481

Number 9

Task scheduling policies for real-time systems
B. Kouroušić-Seljak 501
A formally based hard real-time kernel
S. Bradley, W. Henderson, D. Kendall and A. Robson 513
Computer-assisted exercise ECG analysis: real-time scheduling within MS-DOS on PCs
D. Zazula, A. Šoštarič, D. Korže and D. Korošec 523
Using databases to support the development of microcode
J.-U. Dzikowski and P. A. Rounce 537
System-integration features and development tools key to FPGA design
B. K. Fawcett 547

Number 10

Task scheduling in hard real-time embedded systems using hardware co-processors
J. E. Cooling 571
A hardware supported operating system kernel for embedded hard real-time applications
M. Colnarič, W. A. Halang and R. M. Tol 579
Structuring formal specifications – a lesson relearned
R. Mitchell, M. Loomes and J. Howse 593
Interupt Replay: a debugging method for parallel programs with interrupts
K. M. R. Audenaert and L. J. Levrouw 601
Error detection and correction with the IDT49C466
A. Hegde 613

Author index

Abrahams, M. S. 459
Adamski, M. 451
Amroun, A. 451
Anaya, J. J. 315
Audenaert, K. M. R. 601

Backhouse, R. 205
Bagherzadeh, N. 131
Balasubramanya Murthy, K. N. 187
Ballesteros, E. 243
Bolton, M. 451
Bonet, J. A. 243
Bradley, S. 513

Cavalieri, S. 331
Chandra, V. 141
Chelian, M. S. 371
Chen, N. 323
Colnarič, M. 579
Cooling, J. E. 385, 571

Dagless, E. L. 271
Das, A. 307
de Pietro, G. 281
Deva Raju, K. V. M. 101
Di Stefano, A. 331
Downs, T. 253
Duh, W.-J. 79
Dzikowski, J.-U. 537

Er, M. H. 39
Eswaran, C. 481
Evans, N. E. 473

Fawcett, B. K. 547
Fine, R. 351
Fleming, T. 173
Fritsch, C. 315

Halang, W. A. 579
Hanif, T. 19
Heemskerk, J. N. H. 67
Hegde, A. 613
Henderson, W. 513
Hoekstra, J. 67
Howard, D. M. 215
Howse, J. 593
Huang, J.-H. 79
Hudli, A. V. 393
Hudli, R. V. 393
Hudson, P. T. W. 67
Hughes, T. S. 385

Iqbal, M. S. 193

Kechriotis, G. 5
Kelly, C. 89
Kemna, L. H. J. G. 67
Kendall, D. 513
Khan, G. N. 193
King, G. A. 205
Kirk, B. R. 165
Korošec, D. 523
Kouroušić-Seljak, B. 501
Korze, D. 523
Krishnan, P. 123
Kumar, K. V. 141

Lakshmi Narasimhan, V. 223, 253
Lenell, J. 131
Leong, A. H. 307
Levrouw, L. J. 601
Lewty, A. C. 223
Li, L. S. 39
Liew, C. J. 39
Lipp, H. M. 469
Loh, P. 307
Loomes, M. 593
Lorenzo, F. 243
Łuba, T. 429

Mahmud, K. 193
Manolakos, E. S. 5
McCutchan, D. R. 231
McGuire, G. 351
McIlroy, S. J. 473
Mirabella, O. 331
Mitchell, R. 593
Moshgbar, M. 377
Mukherjee, A. M. 151
Murre, J. M. J. 67

Ooi, T. H. 39

Pardey, J. 451
Parker, G. A. 323
Parkin, R. M. 377

Rad, A. B. 401
Rashid, H. U. 193

Reilly, J. W. 231
Reyes, M. 243
Robson, A. 513
Rounce, P. A. 537
Rushton, A. 459

Sanchez, T. 315
Sandler, M. B. 19
Siva Ram Murthy, C. 187
Šoštarič, A. 523
Spence, I. 95
Sreenivas, A. 187
Srinivasan, K. V. 101
Sriskanthan, N. 307
Subba Rao, S. V. 101
Subramaniam, K. V. 261
Swan, C. 215

ten Berg, A. J. W. M. 439
Thanailakis, A. 343
Thazhuthaveetil, M. J. 261
Tol, R. M. 579
Torii, T. 371
Tsakalos, N. 12
Tsalides, Ph. 343
Tyrrell, A. M. 151, 215
Tzionas, P. 343

Viera, T. 243
Vijayan Asari, K. 481
Villano, U. 281
Visvanathan, K. 101
von Steuber, O. 469

Wardak, A. A. 205
White, A. S. 89
Wilson, D. 109
Witting, P. A. 27
Wong, Y. K. 401
Wood, K. 253
Wu, J.-L. 79

Zazula, D. 523
Zemick, P. 271
Zigouris, E. 12

Keyword index

A1
Real-time control, Distributed system architecture 377
ADSP-2101
DSP, TMS 320C50 351
Acoustic feedback canceller
DSP-based canceller 39
Animation prototyping
Formal specifications, Real-time systems 385
Application profiles
Futurebus+, Interface standard 561
Architecture
SPARC, Specification 123
Assembly language
Highi-level language, Microcode 205

Benchmarks
DSP, Deconvolution 315

CAE
Field programmable gate arrays, Programmable logic 547
Centralized arbiter
Timeout arbiter, Signal synchronization 253
Circuit-switching architecture
Multiprocessor, Fault-tolerance 307
Climate monitoring
Radio telemetry, Temperature monitoring 473
Clock synchronization
Parallel program performance evaluation, Multicomputers 281
Co-processors
Scheduling, Hardware 571
Operating system kernel, Real-time 579
Control
Fuzzy logic, Neuron Chip 409
Control design styles
control structures, Logic design 439
Control structures
Control design styles, Logic design 439
Control system
Optimization, Simulation 89
Correlation tracker
Transputers, Image stabilizer 243
Counter-based Hough transform
Dedicated architecture, Dynamic peak detection 19

DSP
Deconvolution, Benchmarks 315
ADSP-2101, TMS 320C50 351
DSP-based canceller
Acoustic feedback canceller 39
Data acquisition
Sustained throughput, FIFO 101
Databases
Microcode development 537
Dataflow multi-processing
Distributed event-driven simulation, Unix system 223
Decomposition
Formal specification, Modifiability 593
Deconvolution
DSP, Benchmarks 315
Dedicated architecture
Counter-based Hough transform, Dynamic peak detection 19
Digital circuits
Learning rule, Neural net 481
Digital signal processing
MS2014, FAD 27
Servo control, MC68HC16Z1 109
Digital signal processors
Speech coding algorithms, Real-time speech coder implementations 12
Discrete Fourier-cosine transform
Parallel architectures, VLSI 343
Distributed computing
Image processing, X Windows 95
Distributed event-driven simulation
Dataflow multi-processing, Unix system 223
Distributed system architecture
Real-time control, A1 377

Divide-and-conquer
Task graph, Multiprocessor system 187
Dual-port memory
Fault-tolerant architectures, Inter-processor communication 193
Dynamic peak detection
Counter-based Hough transform, Dedicated architecture 19

EIA/TIA-562
RS-232, Serial interface standards 173
Error correction
Error detection, IDT49C466 613
Error detection
Error correction, IDT49C466 613

FAD
Digital signal processing, MS2014 27
FIFO
Data acquisition, Sustained throughput 101
Fail-safe
Fault tolerance, Transputers 141
Fault tolerance
Fail-safe, Transputers 141
Circuit-switching architecture, Multiprocessor 307
Neural network simulation, Multi-DSP architecture 331
Transputer, Multi-processing 371
Fault tolerant architectures
Dual-port memory, Inter-processor communication 193
Fax machines
grey scale images, Surveillance 271
Feedback vortex cover
NP-complete problem, VLSI circuits 393
Field programmable gate arrays
Programmable logic, CAE 547
Formal methods
Real-time, Performance prediction 513
Formal specification
Decomposition, Modifiability 593
Formal specifications
Animation prototyping, Real-time systems 385
Futurebus+
Interface standard, Application profiles 561
Fuzzy logic
Intelligent control, PID tuning 401
Neuron Chip, Control 409

Grey scale images
Fax machines, Surveillance 271

Hardware
Scheduling, Co-processors 571
Hardware malfunctions
Transputers, Induced faults 151
High-level language
Assembly language, Microcode 205

IDT49C466
Error detection, Error correction 613

Image processing
Distributed computing, X Windows 95
Image stabilizer
Correlation tracker, Transputers 243
Induced faults
Transputers, Hardware malfunctions 151
Intelligent control
Fuzzy logic, PID tuning 401
Inter-processor communication
dual-port memory, Fault-tolerant architectures 193
Interface standard
Futurebus+, Application profiles 561
Interrupts
Parallel debugging, Replay 601

LTC692
LTC693, Supervisory circuits 291
LTC693
LTC692, Supervisory circuits 291
Learning rule
Digital circuits, Neural net 481
Logic decomposition
PLA, PLD 429
Logic design
Control structures, Control design styles 439
Logic synthesis
Open framework, User interface 469

MC68HC16Z1
Digital signal processing, Servo control 109
MS-DOS PC
Program profiling 261
MS2014
Digital signal processing, FAD 27
Microcode
High-level language, Assembly language 205
Microcode development
Databases 537
Modifiability
Formal specification, Decomposition 593
Modules
Objects, Processes 165
Multi-DSP architecture
Neural network simulation, Fault-tolerance 331
Multi-processing
Fault tolerance, Transputer 371
Multi-processor systems
Neurocomputers, Neural networks 67
Multicomputers
Clock synchronization, Parallel program performance evaluation 281
Multiprocessor
Circuit-switching architecture, Fault-tolerance 307
Multiprocessor system
Divide-and-conquer, Task graph 187
Multitasking
Real-time executive, On-line exercise 523

NP-complete problem
Feedback vertex cover, VLSI circuits 393
Neural net
Digital circuits, Learning rule 481
Neural network simulation
Multi-DSP architecture, Fault-tolerance 331
Neural networks
Neurocomputers, Multi-processor systems 67
Neurocomputers
Multi-processor systems, Neural networks 67
Neuron Chip
Fuzzy logic, Control 409

Objects
Processes, Modules 165
On-line exercise
Real-time executive, Multitasking 523
Open framework
Logic synthesis, User interface 469
Operating system kernel
Co-processors, Real-time 579
Optimization
Control system, Simulation 89

PID tuning
Intelligent control, Fuzzy logic 401
PLA
Logic decomposition, PLD 429
PLD
Logic decomposition, PLA 429
PLDs
Parallel controllers, Petri nets 451
Parallel architectures
Discrete Fourier-cosine transform, VLSI 343
Parallel controllers
Petri nets, PLDs 451
Parallel debugging
Interrupts, Replay 601
Parallel program performance evaluation
Clock synchronization, Multicomputers 281
Parallel processing
Recurrent neural networks, Transputer arrays 5
Pentium
Thermal design, Thermal requirements 231
Performance prediction
Real-time, Formal methods 513
Petri nets
Parallel controllers, PLDs 451
Pipe-lining
Superscalar, Very long instruction word (VLIW) 131
Processes
Objects, Modules 165
Program profiling
MS-DOS PC 261
Programmable logic
Field programmable gate arrays, CAE 547
RS-232
EIA/TIA-562, Serial interface standards 173

Radio telemetry
Temperature monitoring, Climate monitoring 473
Real-time
Formal methods, Performance prediction 513
Operating system kernel, Co-processors 579
Real-time application
Transputers, Signal processing 215
Real-time control
Distributed system architecture, A1 377
Real-time embedded computer systems
Real-time executives, Task scheduling policies 501
Real-time executive
Multitasking, On-line exercise 523
Real-time executives
Real-time embedded computer systems, Task scheduling policies 501
Real-time speech coder implementations
Digital signal processors, Speech coding algorithms 12
Real-time system software
Robot control, Transputer programming 323
Real-time systems
Animation prototyping, Formal specifications 385
Recurrent neural networks
Parallel processing, Transputer arrays 5
Replay
Parallel debugging, Interrupts 601
Robot control
Real-time system software, Transputer programming 323

SPARC
Architecture, Specification 123
Scheduling
Hardware, Co-processors 571
Serial-interface standards
RS-232, EIA/TIA-562 173
Servo control
Digital signal processing, MC68HC16Z1 109
Signal processing
Transputers, Real-time application 215
Signal synchronization
Centralized arbiter, Timeout arbiter 253
Simulation
Optimization, Control system 89
Specification
Architecture, SPARC 123
Speech coding algorithms
Digital signal processors, Real-time speech coder implementations 12
Superscalar
Very long instruction word (VLIW), Pipe-lining 131
Supervisory circuits
LTC692, LTC693 291
Surveillance
Grey scale images, Fax machines 271

Sustained throughput
Data acquisition, FIFO 101
Synthesis
VHDL, Translation 459

TMS 320C50
DSP, ADSP-2101 351
Task graph
Divide-and-conquer, Multiprocessor system 187
Task scheduling policies
Real-time embedded computer systems, Real-time executives 501
Temperature monitoring
Radio telemetry, Climate monitoring 473
Thermal design
Pentium, Thermal requirements 231
Thermal requirements
Pentium, Thermal design 231
Timeout arbiter
Centralized arbiter, Signal synchronization 253
Translation
VHDL, Synthesis 459
Transputer
Fault tolerance, Multi-processing 371
Transputer array
Video telephone 79
Transputer arrays
Parallel processing, Recurrent neural networks 5
Transputer programming
Real-time system software, Robot control 323
Transputers
Fail-safe, Fault tolerance 141
Induced faults, Hardware malfunctions 151
Real-time application, Signal processing 215
Correlation tracker, Image stabilizer 243
Unix system
Distributed event-driven simulation, Dataflow multi-processing 223
User interface
Logic synthesis, Open framework 469

VHDL
Synthesis, Translation 459
VLSI
Discrete Fourier-cosine transform, Parallel architectures 343
VLSI circuits
Feedback vertex cover, NP-complete problem 393
Very long instruction word (VLIW)
Superscalar, Pipe-lining 131
Video telephone
Transputer array 79

X Windows
Image processing, Distributed computing 95